Chapter 3. Interaction of Layout with Transistor Performance and Stress Engineering Techniques

  1. Ban Wong,
  2. Franz Zach,
  3. Victor Moroz,
  4. Anurag Mittal,
  5. Greg Starr and
  6. Andrew Kahng

Published Online: 7 FEB 2008

DOI: 10.1002/9780470382820.ch3

Nano-CMOS Design for Manufacturabililty: Robust Circuit and Physical Design for Sub-65 nm Technology Nodes

Nano-CMOS Design for Manufacturabililty: Robust Circuit and Physical Design for Sub-65 nm Technology Nodes

How to Cite

Wong, B., Zach, F., Moroz, V., Mittal, A., Starr, G. and Kahng, A. (2008) Interaction of Layout with Transistor Performance and Stress Engineering Techniques, in Nano-CMOS Design for Manufacturabililty: Robust Circuit and Physical Design for Sub-65 nm Technology Nodes, John Wiley & Sons, Inc., Hoboken, NJ, USA. doi: 10.1002/9780470382820.ch3

Publication History

  1. Published Online: 7 FEB 2008
  2. Published Print: 6 OCT 2008

ISBN Information

Print ISBN: 9780470112809

Online ISBN: 9780470382820

SEARCH

Options for accessing this content:

  • If you are a society or association member and require assistance with obtaining online access instructions please contact our Journal Customer Services team.
    http://wiley.force.com/Interface/ContactJournalCustomerServices_V2.
  • Login via other institutional login options http://onlinelibrary.wiley.com/login-options.
  • You can purchase online access to this Chapter for a 24-hour period (price varies by title)
    • If you already have a Wiley Online Library or Wiley InterScience user account: login above and proceed to purchase the article.
    • New Users: Please register, then proceed to purchase the article.

Login via OpenAthens

or

Search for your institution's name below to login via Shibboleth.

Please register to:

  • Save publications, articles and searches
  • Get email alerts
  • Get all the benefits mentioned below!

Register now >