2. Application Platform

  1. Jeong-Ho Woo1,
  2. Ju-Ho Sohn2,
  3. Byeong-Gyu Nam3 and
  4. Hoi-Jun Yoo1

Published Online: 5 MAY 2010

DOI: 10.1002/9780470823798.ch2

Mobile 3D Graphics SoC: From Algorithm to Chip

Mobile 3D Graphics SoC: From Algorithm to Chip

How to Cite

Woo, J.-H., Sohn, J.-H., Nam, B.-G. and Yoo, H.-J. (2010) Application Platform, in Mobile 3D Graphics SoC: From Algorithm to Chip, John Wiley & Sons, Ltd, Chichester, UK. doi: 10.1002/9780470823798.ch2

Author Information

  1. 1

    Korea Advanced Institute of Science and Technology, Republic of Korea

  2. 2

    LG Electronics Institute of Technology, Republic of Korea

  3. 3

    Samsung Electronics, Republic of Korea

Publication History

  1. Published Online: 5 MAY 2010
  2. Published Print: 28 APR 2010

ISBN Information

Print ISBN: 9780470823774

Online ISBN: 9780470823798

SEARCH

Keywords:

  • mobile 3D graphics;
  • network-on-a-chip (NoC);
  • on-chip interconnection;
  • system-on-a-chip (SoC)

Summary

The platform concept helps us to design a more complicated and less buggy system within limited quality, cost and delivery (QCD) factors by reusing and upgrading prebuilt hardware and software components. This chapter discusses what the platform is and what it does. It explains how the platform can be extracted from earlier design examples and how it can be used for a new design. The concept of modeling and its relationship with the platform is also examined. The chapter also discusses the system architecture and software design. It describes the platformization of mobile 3D graphics. The demand for high performance of semiconductor devices has required increased operating frequency of the silicon chip. Traditional bus-based interconnection techniques are not suitable for current largescale system-on-a-chip (SoC) because of their inherent poor scalability, so a design paradigm based on network-on-a-chip (NoC) has been proposed as a solution for on-chip interconnection of large-scale SoCs.

Controlled Vocabulary Terms

computer graphics; integrated circuit interconnections; network-on-chip; system-on-chip