High-Performance and Low-Power Rewritable SiOx 1 kbit One Diode–One Resistor Crossbar Memory Array
Article first published online: 8 JUL 2013
Copyright © 2013 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim
Volume 25, Issue 34, pages 4789–4793, September 14, 2013
How to Cite
Wang, G., Lauchner, A. C., Lin, J., Natelson, D., Palem, K. V. and Tour, J. M. (2013), High-Performance and Low-Power Rewritable SiOx 1 kbit One Diode–One Resistor Crossbar Memory Array. Adv. Mater., 25: 4789–4793. doi: 10.1002/adma.201302047
- Issue published online: 9 SEP 2013
- Article first published online: 8 JUL 2013
- Manuscript Revised: 29 MAY 2013
- Manuscript Received: 7 MAY 2013
As a service to our authors and readers, this journal provides supporting information supplied by the authors. Such materials are peer reviewed and may be re-organized for online delivery, but are not copy-edited or typeset. Technical support issues arising from supporting information (other than missing files) should be addressed to the authors.
Please note: Wiley Blackwell is not responsible for the content or functionality of any supporting information supplied by the authors. Any queries (other than missing content) should be directed to the corresponding author for the article.