A high-performance sorting algorithm for multicore single-instruction multiple-data processors
Version of Record online: 19 JUL 2011
Copyright © 2011 John Wiley & Sons, Ltd.
Software: Practice and Experience
Volume 42, Issue 6, pages 753–777, June 2012
How to Cite
Inoue, H., Moriyama, T., Komatsu, H. and Nakatani, T. (2012), A high-performance sorting algorithm for multicore single-instruction multiple-data processors. Softw: Pract. Exper., 42: 753–777. doi: 10.1002/spe.1102
- Issue online: 4 MAY 2012
- Version of Record online: 19 JUL 2011
- Manuscript Accepted: 17 MAY 2011
- Manuscript Revised: 25 APR 2011
- Manuscript Received: 20 JUN 2010
Options for accessing this content:
- If you are a society or association member and require assistance with obtaining online access instructions please contact our Journal Customer Services team.
- If your institution does not currently subscribe to this content, please recommend the title to your librarian.
- Login via other institutional login options http://onlinelibrary.wiley.com/login-options.
- You can purchase online access to this Article for a 24-hour period (price varies by title)
- If you already have a Wiley Online Library or Wiley InterScience user account: login above and proceed to purchase the article.
- New Users: Please register, then proceed to purchase the article.
Login via OpenAthens
Search for your institution's name below to login via Shibboleth.
Registered Users please login:
- Access your saved publications, articles and searches
- Manage your email alerts, orders and subscriptions
- Change your contact information, including your password
Please register to:
- Save publications, articles and searches
- Get email alerts
- Get all the benefits mentioned below!