SEARCH

SEARCH BY CITATION

References

  • Alliot, S., and E. Deprettere (2004), Architecture exploration of a large scale system, paper presented at International Workshop on Rapid System Prototyping, Inst. of Electr. and Electron. Eng., Geneva, Switzerland.
  • Bhattacharya, B., and S. S. Bhattacharyya (2000), Parameterized dataflow modeling of DSP systems, paper presented at International Conference on Acoustics, Speech, and Signal Processing, Inst. of Electr. and Electron. Eng., Istanbul, Turkey.
  • Bhattacharyya, S. S., R. Leupers, and P. Marwedel (2000), Software synthesis and code generation for DSP, IEEE Trans. Circuits Syst. II, 47(9), 849875.
  • Bhattacharyya, S. S., E. Deprettere, R. Leupers, and J. Takala (Eds.) (2010), Handbook of Signal Processing Systems, Springer, New York.
  • Bilsen, G., M. Engels, R. Lauwereins, and J. A. Peperstraete (1996), Cyclo-static dataflow, IEEE Trans. Signal Processing, 44(2), 397408.
  • Buck, J. T. (1993), Scheduling dynamic dataflow graphs with bounded memory using the token flow model, PhD thesis, Dep. of Electr. Eng. and Comput. Sci., Univ. of Calif., Berkeley.
  • Chang, C., J. Wawrzynek, and R. W. Brodersen (2005), BEE2: A high-end reconfigurable computing system, Design Test Comput., 22(2), 114125, doi:10.1109/MDT.2005.30.
  • Eker, J., and J. W. Janneck (2003), CAL language report, language version 1.0—Document edition 1, Tech. Rep., UCB/ERL M03/48, Electron. Res. Lab., Univ. of Calif., Berkeley.
  • Ford, J., and J. Ray (2010), An application of high-performance reconfigurable computing in radio astronomy signal processing, paper presented at Fourth International Workshop on High-Performance Reconfigurable Computing Technology and Applications, Natl. Cent. for Supercomput. Appl., New Orleans, La.
  • Haubelt, C., J. Falk, J. Keinert, T. Schlichter, M. Streubühr, A. Deyhle, A. Hadert, and J. Teich (2007), A SystemC-based design methodology for digital signal processing systems, EURASIP J. Embedded Syst., 2007, 47580, doi:10.1155/2007/47580.
  • Hsu, C., M. Ko, and S. S. Bhattacharyya (2005), Software synthesis from the dataflow interchange format, paper presented at International Workshop on Software and Compilers for Embedded Systems, Assoc. for Comput. Mach., Dallas, Tex.
  • Hsu, C., I. Corretjer, M. Ko, W. Plishker, and S. S. Bhattacharyya (2007), Dataflow interchange format: Language reference for DIF language version 1.0, user's guide for DIF package version 1.0, Tech. Rep., UMIACS-TR-2007-32, Inst. for Adv. Comput. Stud., Univ. of Md., College Park.
  • Johnson, G. (1997), LabVIEW Graphical Programming: Practical Applications in Instrumentation and Control, McGraw-Hill, New York.
  • Ko, M., C. Zissulescu, S. Puthenpurayil, S. S. Bhattacharyya, B. Kienhuis, and E. Deprettere (2007), Parameterized looped schedules for compact representation of execution sequences in DSP hardware and software implementation, IEEE Trans. Signal Processing, 55(6), 31263138.
  • Kwon, S., H. Jung, and S. Ha (2004), H.264 decoder algorithm specification and simulation in simulink and PeaCE, paper presented at International SoC Design Conference, Seoul, South Korea.
  • Lee, E. A., and D. G. Messerschmitt (1987), Static scheduling of synchronous dataflow programs for digital signal processing, IEEE Trans. Comput., C-36(1), 2435, doi:10.1109/TC.1987.5009446.
  • Lee, E. A., and S. A. Seshia (2011), Introduction to Embedded Systems, A Cyber-Physical Systems Approach, E. A. Lee and S. A. Seshia, Berkeley, Calif. [Available at http://LeeSeshia.org]
  • Lemaitre, J. (2008), Model-based specification and design of large-scale embedded signal processing systems, PhD thesis, Leiden Univ., Leiden, Netherlands.
  • Lemaitre, J., and E. Deprettere (2006), FPGA implementation of a prototype hierarchical control network for large-scale signal processing applications, in Proceedings of the International Euro-Par Conference, Lect. Notes in Comput. Sci., vol. 4128, pp. 11921203, Springer, Dresden, Germany.
  • McAllister, J., R. Woods, R. Walke, and D. Reilly (2004), Synthesis and high level optimisation of multidimensional dataflow actor networks on FPGA, paper presented at Workshop on Signal Processing Systems, Inst. of Electr. and Electron. Eng., Austin, Tex.
  • Murthy, P. K., and E. A. Lee (2002), Multidimensional synchronous dataflow, IEEE Trans. Signal Processing, 50(8), 20642079.
  • Parks, T. M., J. L. Pino, and E. A. Lee (1995), A comparison of synchronous and cyclo-static dataflow, paper presented at Asilomar Conference on Signals, Systems, and Computers, Inst. of Electr. and Electron. Eng., Pacific Grove, Calif.
  • Parsons, A., et al. (2005), A new approach to radio astronomy signal processing, paper presented at General Assembly, Int. Union of Radio Sci., New Delhi.
  • Parsons, A., et al. (2006), PetaOp/Second FPGA signal processing for SETI and radio astronomy, paper presented at Asilomar Conference on Signals, Systems, and Computers, Inst. for Electr. and Electron. Eng., Pacific Grove, Calif.
  • Parsons, A., D. Chapman, and H. Chen (2007), Xilinx system generator for DSP in the CASPER group, Tech. Rep. CASPER Memo., 11, Cent. for Astron. Signal Processing and Electron. Res., Univ. of Calif., Berkeley.
  • Pino, J. L., S. Ha, E. A. Lee, and J. T. Buck (1995), Software synthesis for DSP using Ptolemy, J. VLSI Signal Processing, 9(1), 721.
  • Plishker, W., N. Sane, M. Kiemb, K. Anand, and S. S. Bhattacharyya (2008), Functional DIF for rapid prototyping, paper presented at International Symposium on Rapid System Prototyping, Inst. of Electr. and Electron. Eng., Monterey, Calif.
  • Plishker, W., et al. (2010), Model-based DSP implementation on FPGAs, paper presented at International Symposium on Rapid System Prototyping, Inst. of Electr. and Electron. Eng., Fairfax, Va.
  • Saha, S., S. Puthenpurayil, and S. S. Bhattacharyya (2006), Dataflow transformations in high-level DSP system design, paper presented at International Symposium on System-on-Chip, Inst. of Electr. and Electron. Eng., Tampere, Finland.
  • Sane, N., H. Kee, G. Seetharaman, and S. S. Bhattacharyya (2010), Scalable representation of dataflow graph structures using topological patterns, paper presented at Workshop on Signal Processing Systems, Inst. of Electr. and Electron. Eng., San Francisco, Calif.
  • Sane, N., H. Kee, G. Seetharaman, and S. Bhattacharyya (2011), Topological patterns for scalable representation and analysis of dataflow graphs, J. Signal Processing Syst., 65, 229244, doi:10.1007/s11265-011-0610-1.
  • Shen, C., and S. S. Bhattacharyya (2009), System-level clustering and timing analysis for GALS-based dataflow architectures, paper presented at International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, Assoc. for Comput. Mach., Austin, Texas.
  • Stefanov, T., C. Zissulescu, A. Turjan, B. Kienhuis, and E. Deprettere (2004), System design using Kahn process networks: The Compaan/Laura approach, paper presented at Design, Automation and Test in Europe Conference and Exhibition, Inst. of Electr. and Electron. Eng., Paris.
  • Suhaib, S., D. Mathaikutty, and S. Shukla (2008), Dataflow architectures for GALS, Electron. Notes Theor. Comput. Sci., 200, 3350, doi:10.1016/j.entcs.2008.02.005.
  • Szomoru, A. (2011), The UniBoard: A multi-purpose scalable high-performance computing platform for radio-astronomical applications, paper presented at XXXth General Assembly and Scientific Symposium, Int. Union of Radio Sci., Istanbul, Turkey.
  • Thies, W., M. Karczmarek, and S. Amarasinghe (2002), StreamIt: A language for streaming applications, in Proceedings of the 11th International Conference on Compiler Construction, pp. 179196, Springer, London.
  • Vaidyanathan, P. (1990), Multirate digital filters, filter banks, polyphase networks, and applications: A tutorial, Proc. IEEE, 78(1), 5693, doi:10.1109/5.52200.