E-mail

E-mail a Wiley Online Library Link

Su-Ting Han, Ye Zhou, Chundong Wang, Lifang He, Wenjun Zhang and V. A. L. Roy Layer-by-Layer-Assembled Reduced Graphene Oxide/Gold Nanoparticle Hybrid Double-Floating-Gate Structure for Low-Voltage Flexible Flash Memory Advanced Materials 25

Article first published online: 5 NOV 2012 | DOI: 10.1002/adma.201203509

Thumbnail image of graphical abstract

A hybrid double-floating-gate flexible memory device by utilizing an rGO-sheet monolayer and a Au NP array as upper and lower floating gates is reported. The rGO buffer layer acts as a charge-trapping layer and introduces an energy barrier between the Au NP lower floating gate and the channel. The proposed memory device demonstrates a strong improvement in both field-effect-transistor (FET) and memory characteristics.

Complete the form below and we will send an e-mail message containing a link to the selected article on your behalf

Required = Required Field

SEARCH