E-mail a Wiley Online Library Link

K. Rahimunnisa, P. Karthigaikumar, Soumiya Rasheed, J. Jayakumar and S. SureshKumar FPGA implementation of AES algorithm for high throughput using folded parallel architecture Security and Communication Networks

Article first published online: 12 OCT 2012 | DOI: 10.1002/sec.651

Thumbnail image of graphical abstract

The proposed structure combines the features of folding concept with parallel processing. The combined structure is implemented in Virtex-6 XC6VLX75T FPGA device. This work gives a high throughput of 37.1 Gb/s with a maximum frequency of 505.5 MHz, which is 20% higher than the maximum throughput reported in the literature.

Complete the form below and we will send an e-mail message containing a link to the selected article on your behalf

Required = Required Field